

Practical Limits of Excimer Laser Lithography

Eugene Barash, Ph.D.

GLOBALFOUNDRIES, Fab8, Malta, NY



Outline

- Introduction:
 - About Author
 - About GLOBALFOUNDRIES
- Lithography Background
 - Focus on practical aspects of the Excimer Laser Lithography application in 28nm, 20nm and 14nm technology nodes
 - Up to 10B transistors Chip with feature size as tiny as 20nm are patterned using 193nm light... and all 10B need to work on SoC – how do we it?

What is Excimer Laser Lithography

- KrF scanner => ArF scanner => Immersion ArF scanner
- Resist Materials
- 3D transistors
- Nanowires (wrap-around gate)
- Moore's Law Twilight?
- LITHO Simulations from Dill ABC Model to PROLITH to SMO

H. Levinson et all. Lithography Target Optimization with Source-Mask Optimization. Proc. of SPIE Vol. 8326 83262P-1



2012 Top 10 Foundries

2012F Rank	2011 Rank	Company	Four	Europe	ROW 1,469	Taiwan 2,858	2	2012F Sales (\$M)	2012/2011 Change (%)
1	1	TSMC	Pure-	1,109	0/. 21	1%		16,720	15%
2	3	GlobalFoundries	Pure-	China				4,285	23%
3	2	UMC	Pure-	1,209 8.9%				3,775	0%
4	4	Samsung	ID	14	.7%	19.7% Ja	pan	3,375	54%
5	5	SMIC	Pure-	Americas	16.8%	2,0	084	1,625	23%
6	6	TowerJazz	Pure-	1,995				655	7%
7	7	Grace/HHNEC*	Pure-		Korea 2,294			605	7%
8	8	Vanguard	Pure-		Total capacit	tv		590	14%
9	9	Dongbu	Pure-		13,618	Sou	rce: IC Insights	540	8%
10	10	IBM	IDM	U.S.	430	420	-2%	435	4%
11	13	WIN**	Pure-Play	Taiwan	221	298	35%	425	43%
12	11	MagnaChip	IDM	South Korea	405	350	-14%	375	7%

Top 12 2012 IC Foundries

Source: IC Insights, company reports

*Merged in 2012.

**GaAs foundry

5000

Excimer Laser Patterning- wavelength/10 resolution

- Focus on practical aspects of the Excimer Laser Lithography in 28nm, 20nm and 14nm nodes
- Up to 10B transistors SoC with feature size as tiny as 20nm are patterned using 193nm light... and all 10B need to work – how do we it?
 - Double Patterning
 - Triple Patterning
 - Reticles:
 - · Phase-Shifting Masks
 - Attenuated Phase-shifting Masks
 - Illumination Schemes:
 - Off-axis Illumination
 - Customized Illumination (DOE)
 - Free Form Illumination



Optical Lithography



Illumination Evolution: Pupil Shape



Customized DOE and Programmable Illumination

Flexray

2D Micro mirrors All mirrors are used for every illumination mode

Multi-Mirror

Array (MMA)

- Replaces diffractive optical elements (DOEs)
- Fully programmable illuminator based on multimirror MEMS array
- Initial focus of JDP was freeform DOE development



J. Bekaert, 6th International Symposium on Immersion Lithography, Prague, 2009



Programmable Source Benefits Computed Optimized Save ~6-8wks in turn-around time for • Pupil diffractive optical element (DOE) Instant creation of any pupil • ۲ Less background stray intensity (sharper imaging) MMA matched Better matching tool to tool to DOE Enables tool and mask specific source fine-tuning No change to user interface **MMA** Background removed

0

100%

Device Scaling: Moore vs. Rayleigh





3D-MOSFET



Light Source Evolution: Shorter Wavelength

Light Sourc	Wavelength nm	
Mercury Arc	g-line	436
Lamp	h-line	405
	i-line	365
Excimer Lasers	KrF	248
	ArF	193
DPP or LPP	EUV	13.5





M. Preil, Future Fab International, Issue 38, 2011

Modern 193 nm ArF Lithography Tool

ArF Immersion Scanner Schematic



ASML 193 nm TWINSCAN Immersion

Excimer Laser – Fab Abatement

XLA-300 Cymer 193nm Laser



Top Level Specification

Rep Rate, Energy and Power		
Power	W	90
Operational Energy Range (Total Range)	mJ	10.0 - 15.0
Rep Rate Range (OTS applies)	kHz	1.5 - 6.0
Pulse duration (TIS)	ns	<u>≥</u> 72
Duty Cycle	%	75
Spectral Characteristics	-	
FWHM	pm	0.12
E95%	pm	0.25
E95% BW Stability	pm	0.05
ASE		<3 10-4
Energy/Dose Stability		
Dose stability	%	<u><</u> +/- 0.10

Model	Rep. rate	Fan Power
XLA-300	6000Hz	5600 W



Immersion Scanner – Agile Intra-field Leveling



AGILE:

The AGILE application uses the AirGauge focus sensor in order to measure the top surface of the resist.

In combination with the level sensor wafer map the AGILE application ensures optimal leveling and productivity on process wafers

Improvements observed up to 50% reduction in focus variation across field

Fab1: 100% fields measurement initially for 1-2 wafer in a lot per Device, per Layer, per Scanner. Thereafter, APC update annually using 13 fields/1 wafer/x number lots Sample plan.









Extreme Ultraviolet (EUV) Lithography Tool





Single Atom Transistor



M. Fuechsle et al. Nature Nanotechnology, V 7, pp 242-246, 2012

23



Cost of Wafer Fab As a Function Of Feature Size



Economics of Moore's Law: in XX Century ...and in XXI Century!

Rising Cost of Wafer Fab vs. GNPs





Reticles for Excimer Laser Litho



WOG - 32nm Critical
WOU 28 nm Critical

.....

.

- WOH 28 nm Critical
- W4F for 20 nm planned but ABF2 possible

6/4/2014

used at this time

Dill Model



Modification of Dill Model for Chemically Amplified Resists

$$k = \frac{\lambda}{4\pi} (Ae^{-CE} + B)_{\text{rising}} + \frac{\lambda}{4\pi} (A_{\ell}e^{-C_{\ell}E} + B_{\ell})_{\text{falling}}$$
(2)

S.K. Kim "Exposure Simulation Model for CAR. Optical Review, Vol .10, Issue4, pp335-338

E. Barash, S. Randhawa. Proc. SPIE 3183, Microlithographic Techniques in IC Fabrication, 82 (August 14, 1997);

PROLITH



Step	Туре	Name	Thickness (1
8	Coat	TCX041	90.000	
7	Resist	TOK TArF Pi6-001ME (F	105.000	
6	Coat	A940 SIARC	35.000	Ξ
5	Deposit	ODL-HM8014	100.000	
4	Deposit	Si Dioxide	200.000	
3	Deposit	Si Nitride	385.000	
2	Deposit	Si Dioxide	50.000	





$$\cap$$

Wafer Processes	
Process 8: TCX041 (coat)	
Thickness (nm)	90
Refractive Index (real)	1.52
Refractive Index (Imaginary)	0.007
Process 7: TOK TArF Pi6-001ME	(
Thickness (nm)	105
Process 6: A940 SiARC (coat)	
Thickness (nm)	35
Refractive Index (real)	1.64
Refractive Index (Imaginary)	0.15
Process 5: ODL-102 (deposit)	
Thickness (nm)	100
Refractive Index (real)	1.5
Refractive Index (Imaginary)	0.3
Process 4: Si Dioxide (deposit)	
Thickness (nm)	200
Refractive Index (real)	1.56312
Refractive Index (Imaginary)	0
Process 3: Si Nitride (deposit)	
Thickness (nm)	385
Refractive Index (real)	2.66348
Refractive Index (Imaginary)	0.24013
Process 2: Si Dioxide (deposit)	
Thickness (nm)	50
Refractive Index (real)	1.56312
Refractive Index (Imaginary)	0
Process 1: Silicon (substrate)	
Refractive Index (real)	0.883143
Refractive Index (Imaginary)	2.77779



Integral Part of Design Flow



Figure 1: The importance of resist simulations in three dimensions: (*left*) aerial image and (*right*) photoresist as patterned on wafer with undercut.

Figure 2: Simulation results for a large topographic mask area: (*left*) sample layout 3 x 3 μ m², 3D mask and (*right*) aerial image intensity.





Y. Fan et al. Proc. of SPIE Vol. 8683 868318, 2013.

Optical Proximity Correction (OPC)



Technology Requirements and Greater Dependence on Simulations

Node, Year 90nm		65nm		45n	45nm 32ı		2nm 2		22nm		15nm	
Pitch	250nm	20)0nm	14	0nm		100nm		~70nm		~50nm	
λ	193nm										_	
NA	.75	1.E4	+06									
tool scaling	85%		+05									
	Optical Pro	ours										
	off	a ∩ 1.⊟	+04								rication	
Patterning Solutions		じ 1.E4	+03									
Condions	• Each edge place) I										
	Process latitude	1.E	+02	Ē	ŕ	1	E)		, ,		ation	
	getting smaller.		1	30 9	0	65	45	32	22	16	-	
Edges	600 M	Typical p	oer layer	CPU Hour	s require	ed to pro	Node cess full ch	nip OPC	by technol	ogy node		
Needs(CPUs)	100	200		300		500		1000)	2000		

Greater Dependence on Simulations

- With advanced 20nm and 14nm nodes more lithography simulations required to assure new design is manufacturable.
- Ecosystems are formed collaborative device manufacturing. Foundries, EDA, fabless customers







Practical Limits of Lithography

- Manufacturing processes all have variation
 - Should think of OPC as part of the mfg process
 - The magnitude of the variation
 - Tool and process control issues
 - The sensitivity to the variation
 - Design, RET and process issues
- Analysis of process variation key component of lithography development
 - Process Window analysis
 - MEF
 - Overlay
- These techniques are equally applicable to simulation and experiment

Process Window

- All variation combined into two values
 - Effective focus variation
 - Effective dose variation
- Sensitivity to process variation quantified in terms of:
 - Depth of focus
 - Exposure latitude
- "Elliptical Process Windows"
 - Can have direct correlation to sigma values of expected process variation



Defining Process Window



MEF

- Mask Error Factor or Mask Error Enhancement Factor (MEEF)
- Describes sensitivity of wafer dimension to:
 - Mask dimension
 - Mask design dimension

Mask

Design

 Two names, two distinct concepts, no consensus on which one is which

MEF

Mask

Process



Mask



MEEF =

Litho

Process

Computational Lithography Process Optimization Tools



Tools - Lithography Manufacturability Assessor



ORC- Built-in detectors

end-cap



enclosure

feature: SRAF, side

lobe

Contac area

exclosure

Outline

- RET Selection
 - Evaluation of various RET per level
 - Optimization of the RET/litho/dataprep process in simulation/experiment
 - Must be done in conjunction with design rule specification
- RET Process Development
 - Film stack optimization
 - Resist and etch process optimization
 - Integration
- RET Application Development
 - Creation of application code for dataprep
 - Generally includes decomposition, SRAF placement and MBOPC
- Examples
Interaction of RET Selection and Design Rule Creation



RET Selection - Example

- Say you want to print a 90 nm pitch metal level using a 193nm, 1.2NA exposure tool
- Where do we start?
 - k1 = NA * half-pitch / lambda = 0.28
 - Strong off-axis illumination or double exposure required
 - What are process window/MEF requirements?
 - Determine expected focus, dose and mask variations
 - Set targets accordingly
 - What are acceptable design restrictions?
 - Minimum line only required for pitch < 180 nm
 - Minimum space only required for pitch < 180 nm









Double Patterning Lithography



Common set of problems for double patterning

6/4/2014

Triple Patterning

Single Patterning



Critical triangle





Critical doublet

Triple Patterning



Proximity conflict solved

Single Exposure Process



1. Coat resist, expose mask 1

2. Develop resist



3. Transfer into Poly



Double Exposure Process



Double Exposure – Alternating Phase Shift



Proc. SPIE 5379, 20 (2004) · · · · · Do

. •

۲

.

Double Exposure Double Etch (DE²) Process



Optimized Illumination





• Illumination optimized to improve through-pitch process window and improve SRAM printing.

Lithography process optimization using linear superposition of commonly available illumination modes Michael M. Crouse, Yasri Yudhistira, Min Ho Lee, and Hope Matis Proc. SPIE 6154, 61541Q (2006)

Assist Features - RET Selection





Across-chip linewidth variation (ACLV) for specific focus, dose and mask variations.

Meiring et al. ACLV driven double-patterning decomposition with extensively added printing assist features (PrAFs) Proc. SPIE 6520, 65201U (2007)

RET Selection - PrAF Type





DE² Process

"Paving the way to a full-chip gate-level double-patterning application," H. Haffner, Z. Baum, S. Halle and J. Meiring

Dipole Lithography – RET Selection



Dipole shows improved contrast for small CD's.

70nm line on 170nm pitch 193nm, 0.75NA



Dipole decomposition mask design for full-chip implementation at 100-nm technology node and beyond Stephen Hsu, Noel P. Corcoran, Mark Eurlings, William T. Knose, Thomas L. Laidig, Kurt E. Wampler, Sabita Roy, Xuelong Shi, Chungwei Michael Hsu, J. Fung Chen, Jo Finders, Robert J. Socha, and Mircea V. Dusa Proc. SPIE **4691**, 476 (2002)

Double Dipole Lithography



Stephen Hsu, Martin Burkhardt, Jungchul Park, Douglas Van Den Broeke, and J. Fung Chen Proc. SPIE **6283**, 62830U (2006)

58



Optimum mask shapes determined to print final wafer target. These mask shapes do not need to look anything like final target and can include many "unattached" features. Concept of "assist features" is automatically included.

Interesting study of benefits/

Inverse Lithography Technology (ILT): what is the impact to the photomask industry? Linyong Pang, Yong Liu, and Dan Abrams Proc. SPIE **6283**, 62830X (2006)

Global Source-Mask Optimization

- Algorithm engages true degrees of freedom in the imaging process
- Global algorithms can often yield fundamentally better solutions
- Mathematically derived solutions need not look like starting design
- Distinctly different solutions from conventional RET methods
- Can be coupled with Deep Computing for large areas



Dense OPC *Grid-based simulation more efficient with increasing layout density*

180nm sparse simulation

45nm sparse simulation

45nm dense simulation





Dense has additional advantages:

- Algorithms that can be run on hardware accelerators
- Automated fragmentation of layout (post-simulation)
- Integration with pixel-based ("inverse lithography") algorithms
- Improved checking algorithms for verification

Dense OPC and verification for 45nm Nicolas Cobb and Dragos Dudau Proc. SPIE **6154**, 61540I (2006)

Litho-aware Layout, Opportunity

• In litho-aware layout, designers complement traditional design rules with direct litho modeling to achieve physical and parametric yield targets for aggressive layouts in resolution challenged technology nodes yout, process variability bands, opportunities for enhancement:





Litho-aware Layout, Benefits/Challenges



Benefits:

.

.

- Catch RET or OPC problems early and outside the critical path
- Alert designers of unmanufacturable or extremely variability-sensitive layouts
- Help designers visualize manufacturability concerns to drive optimized tradeoffs

Integration Challenges:

- Accuracy vs. runtime
- Process stability over time
- Fab portability of the optimized layout
- Accurate identification of `designer-actionable' hotspots

Litho-aware Layout, Litho-variation to Yield correlation



statistical analysis of layout-process interactions can be correlated to process-limited yield

Reducing DfM to practice: the lithography manufacturability assessor Lars Liebmann, Scott Mansfield, Geng Han, James Culp, Jason Hibbeler, and Roger Tsai Proc. SPIE **6156**, 61560K (2006)

Predictive Modeling: Time to Market

Predictive modeling affords first time right

SRAM Active Area







Predictive Modeling & Deep Computing



Elements of Predictive Modeling



Predictive modeling involves building physically based and separable models for all elements of the patterning process.

Virtual Patterning Flow

Runtime Comparison (932 Patterns, ~0.5x0.5µm² ea):



Mask Modeling

OPC fit without Mask Model

OPC fit with Mask Model



The model does not predict the data in the "red circled region" very well. Using a mask model cuts the errors in half.

> Integration of the retical systematic CD errors into an OPC modeling and correction Geng Han, Scott Mansfield, and Azalia Krasnoperova Proc. SPIE 6154, 61543I (2006)

EMF Modeling

- EMF corrections are required to achieve CD tolerances
 - Traditional, simple biasing will be insufficient for future nodes
- Rigorous modeling has been computationally prohibitive
- Large area modeling addressed with internal code on Blue Gene™



CD Sensitivity to Mask Birefringence



EMF simulations show the impact of mask birefringence on wafer CD uniformity.

Optical Modeling

- Utilization of physical parameters whenever possible
- Goal is to have fully physical optical model



Hyper-NA Optics

• IBM defined a convention to treat polarization for projection systems that has been adopted by the industry





Jones Matrix Convention

Photoresist Modeling

 Highly accurate, physically-based optical models lead to predictive resist models with few fitting terms



Calibration of OPC models for multiple focus conditions

Jochen Schacht, Klaus Herold, Rainer Zimmermann, J. Andres Torres, Wilhelm Maurer, Yuri Granik, Ching-Hsu Chang, G. Kuei-Chun Hung, and Benjamin Szu-Min Lin Proc. SPIE **5377**, 691 (2004)

Physically based photoresist models predict exposure and development



Acid Concentr before Diffusion



Acid Concentr after Diffusion



Normalized Deprotection



http://www.panoramictech.com/Products/Resist/PanoramicResistSimulator.pdf

Modeling in Double Patterning

- Nonlinear shrinking techniques may be applied between lithography and etch. •
- These processes must be properly modeled. •

0.0

۲

.



Manufacturability issues with double patterning for 50-nm half-pitch single damascene applications using RELACS shrink and corresponding OPC Maaike Op de Beeck, Janko Versluijs, Vincent Wiaux, Tom Vandewever, Ivan Ciofi, Herbert Struyf, Dirk Hendrickx, and Jan Van Olmen Proc. SPIE 6520, 652001 (2007) To Po .

Etch Modeling

• Etch process can be effectively modeled with empirical models.


Etch modeling example



Post develop verification

Post etch verification

PPC model build methodology: sequential litho and etch verification Ali Mokhberi, Vishnu Kamat, Apo Sezginer, Franz X. Zach, Gökhan Perçin, Jesus Carrero, and Hsu-Ting Huang Proc. SPIE Vol. **6349**, 63491Z (Oct. 20, 2006)

Thank You





© 2013 GLOBALFOUNDRIES Inc. All rights reserved.